No description
-
2001 (v1)PublicationUploaded on: March 31, 2023
-
1999 (v1)Publication
No description
Uploaded on: December 5, 2022 -
1997 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1993 (v1)Publication
No description
Uploaded on: April 14, 2023 -
1999 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1998 (v1)Publication
No description
Uploaded on: December 4, 2022 -
2000 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1996 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1998 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1999 (v1)Publication
No description
Uploaded on: December 4, 2022 -
1992 (v1)Publication
No description
Uploaded on: April 14, 2023 -
1998 (v1)Publication
No description
Uploaded on: December 5, 2022 -
2000 (v1)Publication
No description
Uploaded on: April 14, 2023 -
1991 (v1)Publication
A new method for extracting the base and emitter recombination parameters of silicon power p+-v-n+ diodes from open circuit voltage decay (OCVD) curves and reverse recovery data has been developed. The method relies on an optimization technique which makes use of numerical one-dimensional modeling data for obtaining the best fitting of...
Uploaded on: December 5, 2022 -
1988 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1981 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1988 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1983 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1996 (v1)Publication
Analog VLSI implementations of artificial neural networks are usually considered efficient for the small area and the low power consumption they require, but very poor in terms of programmability. In this paper, we present an approach to the design of analog VLSI neural information-processing systems with on-chip learning capabilities. We...
Uploaded on: April 14, 2023 -
1978 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1992 (v1)Publication
An ASIC analog chip which implements the basic computational primitives of a neural model with on-chip learning has been designed and fabricated using a 1.5 μm CMOS technology. The chip contains about 3K transistors arranged into a matrix of 8×4 synapses fully connected to 4 neurons. Using the chip as basic module, it is possible to obtain more...
Uploaded on: March 27, 2023 -
1997 (v1)Publication
No description
Uploaded on: March 31, 2023 -
2002 (v1)Publication
No description
Uploaded on: March 31, 2023 -
1997 (v1)Publication
The spatial organization of cortical axon and dendritic fields could be an interesting structural paradigm to obtain a functional specificity without postulating highly specific feedforward connections. In this paper, we investigate the functional implications of recurrent intracortical inhibition when it occurs through clustered medium-range...
Uploaded on: March 31, 2023