Low Power Implementation of Trivium Stream Cipher

Description

This paper describes a low power hardware implementation of the Trivium stream cipher based on shift register parallelization techniques. The de-sign was simulated with Modelsim, and synthesized with Synopsys in three CMOS technologies with different gate lengths: 180nm, 130nm and 90 nm. The aim of this paper is to evaluate the suitability of this technique and compare the power consumption and the core area of the low power and standard implemen-tations. The results show that the application of the technique reduces power consumption by more than 20% with only a slight penalty in area and operating frequency.

Abstract

Junta de Andalucía P08-TIC-03674

Abstract

info:eu-repo/grantAgreement/EC/FP5/01867

Abstract

Ministerio de Ciencia e Innovación TEC2010-16870/MIC

Additional details