Using unified power format standard concepts for power-aware design and verification of systems-on-chip at transaction level

Description

Building efficient and correct system power-management strategies relies on efficient power architecture decisionmaking as well as respecting structural dependencies induced by such architecture. Transaction level modelling allows a rapid exploration, verification and evaluation of alternative power-management architectures and strategies. This study introduces an efficient methodology for making system power decisions at transaction level (TL) by adding and verifying power intent and management capabilities into TL models. A generic framework that abstracts relevant concepts of the IEEE 1801 unified power format standard and implements assertion-based contracts is used throughout the methodology. A TL-model example is considered to validate the methodology.

Abstract

International audience

Additional details