A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems
Description
We present a 32 32 pixels contrast retina microchip that provides its output as an address event representation (AER) stream. Spatial contrast is computed as the ratio between pixel photocurrent and a local average between neighboring pixels obtained with a diffuser network. This current-based computation produces an important amount of mismatch between neighboring pixels, because the currents can be as low as a few pico-amperes. Consequently, a compact calibration circuitry has been included to trimm each pixel. Measurements show a reduction in mismatch standard deviation from 57% to 6.6% (indoor light). The paper describes the design of the pixel with its spatial contrast computation and calibration sections. About one third of pixel area is used for a 5-bit calibration circuit. Area of pixel is 58 m 56 m, while its current consumption is about 20 nA at 1-kHz event rate. Extensive experimental results are provided for a prototype fabricated in a standard 0.35- m CMOS process.
Abstract
Gobierno de España TIC2003-08164-C03-01, TEC2006-11730-C03-01
Abstract
European Union IST-2001-34124
Additional details
- URL
- https://idus.us.es/handle//11441/77500
- URN
- urn:oai:idus.us.es:11441/77500
- Origin repository
- USE