Experimental Evidence of Power Efficiency due to Architecture in Cellular Processor Array Chips

Description

Speeding up algorithm execution can be achieved by increasing the number of processing cores working in parallel. Of course, this speedup is limited by the degree to which the algorithm can be parallelized. Equivalently, by lowering the operating frequency of the elementary processors, the algorithm can be realized in the same amount of time but with measurable power savings. An additional result of parallelization is that using a larger number of processors results in a more efficient implementation in terms of GOPS/W. We have found experimental evidence for this in the study of massively parallel array processors, mainly dedicated to image processing. Their distributed architecture reduces the energy overhead dedicated to data handling, thus resulting in a power efficient implementation

Abstract

Ministerio de Economía y Competitividad TEC2015-66878-C3-1-R

Abstract

Centro para el Desarrollo Tecnológico e Industrial IPC- 20111009

Abstract

Junta de Andalucía TIC 2338-2013

Abstract

Office of Naval Research (USA) N000141410355

Additional details