Reducing bit flipping problems in SRAM physical unclonable functions for chip identification

Description

Physical Unclonable functions (PUFs) have appeared as a promising solution to provide security in hardware. SRAM PUFs offer the advantage, over other PUF constructions, of reusing resources (memories) that already exist in many designs. However, their intrinsic noisy nature produces the so called bit flipping effect, which is a problem in circuit identification and secret key generation. The approaches reported to reduce this effect usually resort to the use of pre- and post-processing steps (such as Fuzzy Extractor structures combined with Error Correcting Codes), which increase the complexity of the system. This paper proposes a pre-processing step that reduces bit flipping problems without increasing the hardware complexity. The proposal has been verified experimentally with 90-nm SRAMs included in digital application specific integrated circuits (ASICs).

Abstract

Junta de Andalucía P08-TIC-03674

Abstract

Ministerio de Economía y Competitividad TEC2011-24319

Abstract

Comunidad Europea FP7-INFSO-ICT-248858

Additional details