FPGA design example for maximum operating frequency measurements

Description

The best way to learn how to design digital systems at the RT level is to use practical examples. In addition, from a teaching point of view, the more practical they are, the more attractive to students. But for a design to be attractive, even if it is presented with a low complexity, it is not possible to do it in a single practice session. This paper presents, as a demonstrator, the design at RT level and its implementation in FPGA of a digital system that uses the Trivium flow cipher and on which measurements of maximum operating frequency are made. This circuit is designed in three laboratory sessions of about two hours each.

Abstract

Ministerio de Economía y Competitividad TEC2013-45523-R

Abstract

Ministerio de Economía y Competitividad TEC2016-80549-R

Abstract

Consejo Superio de Investigaciones Científicas (CSIC) LACRE CSIC 201550E039

Additional details